3D Simulation-Based Research on the Effect of Interconnect Structures on Circuit Reliability

نویسندگان

  • Feifei He
  • Cher Ming Tan
چکیده

Electromigration (EM) of the interconnects is a key factor in determining the reliability of an integrated circuit, especially for the present-day IC with shrinking interconnect dimension. The simulation of the EM reliability of the interconnects is usually performed using the line-via structure at the EM test temperature (e.g. 300 oC).However, such simulation using the line-via structure may not give the same void nucleation location as in the real circuit structure, especially at the circuit operation temperature (e.g. 90 oC). This change in failure site can cause mis-interpretation of the EM weak spot location when the line-via structure is used for data extrapolation in predicting the EM reliability of the entire circuit. This drives the need for the reliability simulation using a complete 3D circuit model. In this paper, we build several 3D models of a simple circuit with different interconnect structures and examine the effect of the layout structural changes, such as the via and contact positions and their numbers, the inter-transistor distance, the metal structure and layer number, on the circuit EM reliability. 3D circuit model. In this paper, we build several 3D models of a simple circuit with different interconnect structures and examine the effect of the layout structural changes, such as the via and contact positions and their numbers, the inter-transistor distance, the metal structure and layer number, on the circuit EM reliability. A 585.40% improvement in the EM lifetime can be obtained by using Metal 1 as the output line instead of the metal/via stacks, while a 136.97% reduction in the EM lifetime is observed when the number of contacts of the transistor reduces from 6 to 3.The simulation results are consistent with the experimental results in the literature and thus validate the capability of performing the EM lifetime comparison of different interconnect structures using the 3D circuit model.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The RESEARCH LABORATORY of ELECTRONICS

Recent developments in semiconductor processing technology has enabled the fabrication of a single integrated circuit (IC) with multiple device-interconnect layers or wafers stacked on each other. This approach is commonly referred to as the 3D integration of ICs. Although there has been significant research on the impact of 3D integration on chip size, interconnect delay, and overall system pe...

متن کامل

MOCA ARM: Analog Reliability Measurement based on Monte Carlo Analysis

Due to the expected increase of defects in circuits based on deep submicron technologies, reliability has become an important design criterion. Although different approaches have been developed to estimate reliability in digital circuits and some measuring concepts have been separately presented to reveal the quality of analog circuit reliability in the literature, there is a gap to estimate re...

متن کامل

Packaging Effect on Reliability of Cu/ Low k Damascene Structures

In this study, 3D finite element analysis (FEA) based on a multilevel sub-modeling approach in combination with highresolution moiré interferometry was employed to examine the packaging effect on low k interconnect reliability. First, 3D FEA was used to analyze the thermal deformation for a flipchip package and verified with high-resolution moiré interferometry. Then multi-level sub-modeling wa...

متن کامل

Reliability Evaluation for Integrated Circuit with Defective Interconnect under Electromigration

In electromigration degradation process the existing physical defects on interconnect play a critical role by significantly accelerating the EM damage under increased current density and elevated temperature. In this work the simulation models were upgraded in the IC reliability simulator ARET to incorporate the effect of interconnect physical defects in expected lifetime prediction. Then based...

متن کامل

Cascaded Multilevel Inverter Based on Quasi-Z-Source Converter: Analysis, Design and Study of Optimal Structures

In this paper, a new topology for cascaded multilevel inverter based on quasi-Z-source converter is proposed. In the proposed topology the magnitude of output DC voltage is not limited to the sum of magnitude of DC voltage sources. Moreover, the reliability of the circuit due to capability of short circuit by Z-source network is increased. The quasi-Z- source converter in different modes is ana...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012